

Copyright © 2000-2001 ARC International plc. All rights reserved.

[illegible]

Instruction formats

i = instruction opcode
a = register (r0-3, r13-16)
b = register (r0-3, r13-16)
5 c = register (r0-3, r13-16)
h = register high (r0-r31)
q = condition code
u = unsigned immediate
s = signed immediate

10

Op	Format	Instruction	Operands	Comment
0	iiiiqqssssssss	bal/beq/bne	s8	; if cc pc=(pc&0xffffffffc)+(s8<<1)
	iiii11qqssssss	bgt/bge/blt/ble	s6	; if cc pc=(pc&0xffffffffc)+(s6<<1)
1	iiisssssssss	bl	s10	; blink=pc; pc=(pc&0xffffffffc)+(s10<<2)
15	2	iiiaaabbiiiii op	a,a,b	; op = sub/and/or/xor/asl/asr/lsr/
			a,b,1	; asl1/asr1/
			a,b,2	; asl2/asr2/
			0,a,b	; and.f/mul64/?/?/s_op
		iiiaaaaii1111 s_op	a,a	; s_op=extb/extw/sexb/sew/
20			[a]	; j/jl/
			a,a,a	; sub.ne/i_op
		iiiii11111111 i_op3		; i_op=brk/j [blink]/st blink[sp,4]/
	3	iiiaaaaiuuuuu mov/cmp	a,u6	
	4	iiiaaaaiuuuuu add/sub/?/?	a,a,u5	
25	5	iiiaaaahhh00hh mov	a,h	
		iiiaaaahhh01hh add	a,a,h	
		iiiaaaahhh11hh mov/cmp	h,a	
	6	iiiaaaa000iuuu ld/st	a,[fp, -u3]	; a=mem[fp - (u3 << 2)]
		iiiaaaa001iuuu add/?	a,[fp, -u3]	; a=fp - (u3 << 2)
30		iiiaaaaiuuuuu asl/asr/lsr	a,a,u5	
	7	iiiaaaabbbuuuu ld	a,[b,u4]	; a=mem[b + (u4<<2)]
	8	iiiaaaabbbuuuu ldb	a,[b,u4]	; a=mem[b + u4]
	9	iiiaaaabbbuuuu ldw	a,[b,u4]	; a=mem[b + (u4<<1)]
	A	iiiaaaabbbuuuu st	a,[b,u4]	; a=mem[b + (u4<<2)]
35	B	iiiaaaabbb0uuu stb	a,[b,u3]	; a=mem[b + u3]
		iiiaaaabbb1uuu stw	a,[b,u3]	; a=mem[b + (u3<<1)]
	C	iiiaaaabbbiuuu add/sub	a,b,u3	; a=b op u3
	D	iiiaaaauuuuuu ld	a,[pc,u7]	; a=mem[(pc&0xffffffffc)+(u7 << 2)]
	E	iiiaaaauuuuuu ld	a,[gp,u7]	; a=mem[gp + (u7 << 2)]
40	F	iiixxxxxxxxx reserved		

Other possible formats:

	iiiaaaabbb0ccc	ld	a,[b, c]	; a=mem[b + c]
	iiiaaaabbb1ccc	add	a,b,c	; a=b+c
45	iiiaaaauuuuuu	add	a,pc,u7	; a=(pc&0xffffffffc)+ (u7 << 2)